

# Timing Constraint Automation for Interface IP using Generative AI

Jeanne Trinko-Mechler Fellow

Lukas Pettersson STA Senior Engineer Patricia Fong Senior Staff Manager

Nicholas Hella Software Staff Engineer Roland Chen Director AMS Design

11/7/2024 GSA WISH Conference



Motivation for automating SDC constraints for interface IP using Generative AI

Data Inputs to the Generative AI

Framework and Architecture for Generative

Demonstration of SDC Creator

Conclusions and Next Steps

### Motivation

All chips contain complex IP, such as SerDes, DDR, USB



IP require SDC (Synopsys Design Constraints) for implementation

# 15% Respins due to timing bugs

#### Challenges with manual SDC generation

- Hundreds lanes interface IP
- Multiple standards, configurable, >>parameters
- Many vendors
- Hundreds of pages: Specs
- Error-prone SDC Tcl code
- Chiplet architectures = more interfaces



ÌO Interface Subsystems (SerDes, DDR, USB, Die-to-die...)



### **SDC Timing Constraints**

Dinner party analogy. Serve at the right time, delight guests.

- **1.Courses (Signals):** Each course represents a signal (e.g., data, clock) in your design.
- **2.Guests (Flip-Flops):** Your guests are the flip-flops (memory elements) waiting for their meal (signal).

#### Timing Constraints (Serving Rules):

•Set Input Delay: Specify when waiter (signal) should arrive to guests (flip-flop). Too early, guest won't be ready; too late, missed course.

•Set Output Delay: Ensures guest finishes course (output signal) before next course arrives.





(Timing Constraint Review)

If Steps 1 & 2 result in incomplete SDC, improve IP documents

### Automating SDC for a Design using Generative AI



### Framework of SDC Commands

1.Create\_clocks

- 1. Command: create\_clock create\_generated\_clock
- 2. Design spec Clock Config and Design Config
- 3. Determined Mistral understood TCL and SDC

2.Clock uncertainty

- 1. set\_clock\_uncertainty
- 2. Design spec Clock Config and Design Config 3.Clock grouping
  - 1. set\_clock\_group
  - 2. Design spec Clock Config and Design Config

4.Exceptions

- 1. set\_max\_delay, set\_min\_delay, set\_false\_path, set\_multicycle\_path ...
- 2. Design spec Clock Config and Design Config
- 3. SDC PCIE Templates

5.Skew checking - a file for post-timing processing

- 1. set\_skew
- 2. Design spec Clock Config and Design Config
- 3. SDC PCIE Templates









#### **SDC Creator Usage Flowchart**



#### AI Platform Architecture for SDC Creator



#### How SDC Creator uses RAG (Retrieval Augmented Generation)







#### Example LLM Prompt 1

- You are a Senior Timing Engineer responsible for writing the SDC (synopsys design constraints) code for IP.
- You know EVERYTHING about the TCL language and SDC (Synopsys Design Constraints) and always have correct syntax.
- Documentation will be provided to aid your answers and you must reference these documents in your reponse.
- You are working on a specific IP (intellectual property ) called COMPHY, this comphy has two modes, PCIe and Ethernet, along with more configuration that the user may give you in their question.

Here are the rules for the response:

- IGNORE CLOCKS WITH 0 PERIOD VALUE PLEASE !
- Don't include references or justification for your response

Use this clock configuration CSV context to support your answer:

{sdc\_clock\_config\_context}

Answer ONLY this question in your response:

{question}

### Vector DB: Clock Config

Clocks	Period	Slow Uncertainty	Typical Uncertainty	Unit
PIN_CLK100M_125M_SIDE_A	10000	30	50	ps
PIN_CLK100M_125M_SIDE_B	10000	30	50	ps
AUX_CLK	2000	30	50	ps
PIPE_TXCLK_OUT	1000	30	50	ps
PIPE_SCLK_OUT	20000	30	50	ps
PIN_TXCLK_ALIGN_IN_REF	500	30	50	ps
PIN_REFCLKC_IN_SIDE_A_G1	0	0	0	ps
PIN_REFCLKC_IN_SIDE_B_G1	0	0	0	ps
PIN_REFCLKC_IN_SIDE_A_G2	0	0	0	ps
PIN_REFCLKC_IN_SIDE_B_G2	0	0	0	ps
PIPE_PCLK	0	0	0	ps
CORE_CLK	0	0	0	ps

### **Response 1: Clock Information**

Unique Clock Names: 1. PIN CLK100M 125M SIDE A

2. PIN\_CLK100M\_125M\_SIDE\_B 3. AUX\_CLK 4. PIPE\_TXCLK\_OUT 5. PIPE\_SCLK\_OUT 6. PIN\_TXCLK\_ALIGN\_IN\_REF

#### **Clock Details:**

- 1. PIN\_CLK100M\_125M\_SIDE\_A
  - Period: 10000 ps
  - Slow Uncertainty: 30 ps
  - Typical Uncertainty: 50 ps

#### 2. PIN\_CLK100M\_125M\_SIDE\_B

- Period: 10000 ps
- Slow Uncertainty: 30 ps
- Typical Uncertainty: 50 ps

#### 3. AUX\_CLK

- Period: 2000 ps
- Slow Uncertainty: 30 ps
- Typical Uncertainty: 50 ps
- 4. PIPE\_TXCLK\_OUT
  - Period: 1000 ps
  - Slow Uncertainty: 30 ps
  - Typical Uncertainty: 50 ps
- 5. PIPE\_SCLK\_OUT
  - Period: 20000 ps
  - Slow Uncertainty: 30 ps
  - Typical Uncertainty: 50 ps
- 6. PIN\_TXCLK\_ALIGN\_IN\_REF
  - Period: 500 ps
  - Slow Uncertainty: 30 ps
  - Typical Uncertainty: 50 ps

Successfully ignoring 0 period clocks, pulling in the correct data for each clock, and formatting the unit of measurement

### LLM Prompt for Response 2

- If writing SDC code, each create\_generated\_clock command should minimally include -name, -cobinational, and -divide\_by arguments with the correct values from the clock configuration CSV context.
- If writing SDC code, each create\_generated\_clock command should use a UNIQUE clock name. The -name
  argument should NOT have the same value across multiple create\_generated\_clock commands.
- If writing SDC code, use comments in your code to reference the context used to support your answer.
- If writing SDC code, all numbers must be converted to picoseconds if not already being used.
- Use the clock data to support your answer:

{response}

 Use this design configuration CSV context to also support your answer:

{sdc\_design\_config\_context}

Answer ONLY this question in your response:

{question}

First LLM response propagates into the second prompt as means of chaining necessary data across multiple sources into context

### Response 2 and Response 3 (excerpts)

#### # PIPE\_TXCLK\_OUT

create\_clock -name PIPE\_TXCLK\_OUT -period 1000 -waveform {0 500} [get\_pins u\_chipname\_core/u\_chipname\_slice\_host\_i0/u\_ chipname\_slice\_host\_i/u\_fb\_nic\_pcie\_ss/u\_pcie\_subsys\_wrap/u\_comphy\_wrap/u\_WRAP\_COMPHY\_56G\_PIPE5\_X4\_4PLL/HC/PIPE\_TXCLK\_ OUT]

create\_generated;;lock -name PIPE\_TXCLK\_OUT\_GEN -divide\_by 1 -source [get\_pins u\_chipname\_core/u\_chipname\_slice\_host\_i 0/u\_chipname\_slice\_host\_i/u\_fb\_nic\_pcie\_ss/u\_pcie\_subsys\_wrap/u\_comphy\_wrap/u\_WRAP\_COMPHY\_56G\_PIPE5\_X4\_4PLL/HC/PIPE\_TX CLK\_OUT]

#### # PIPE\_SCLK\_OUT

create\_clock -name PIPE\_SCLK\_OUT -period 20000 -waveform {0 10000} [get\_pins u\_chipname\_core/u\_chipname\_slice\_host\_i/u\_chipname\_slice\_host\_i/u\_fb\_nic\_pcie\_ss/u\_pcie\_subsys\_wrap/u\_comphy\_wrap/u\_WRAP\_COMPHY\_56G\_PIPE5\_X4\_4PLL/HC/PIPE\_SCLK\_\_\_OUT]

create\_generated; clock -name PIPE\_SCLK\_OUT\_GEN -divide\_by 1 -source [get\_pins u\_chipname\_core/u\_chipname\_slice\_host\_i0/u\_chipname\_slice\_host\_i/u\_fb\_nic\_pcie\_ss/u\_pcie\_subsys\_wrap/u\_comphy\_wrap/u\_WRAP\_COMPHY\_56G\_PIPE5\_X4\_4PLL/HC/PIPE\_SCLK\_OUT]

# PIPE TXCLK OUT # Period: 1000 ps # Slow Uncertainty: 30 ps # Typical Uncertainty: 50 ps set clock uncertainty -setup 30 -fall from [get clocks PIPE TXCLK OUT] -rise to [get clocks PIPE TXCLK OUT] set clock uncertainty -setup 50 -rise from [get clocks PIPE TXCLK OUT] -fall to [get clocks PIPE TXCLK OUT] set clock uncertainty -hold 30 -fall from [get clocks PIPE TXCLK OUT] -rise to [get clocks PIPE TXCLK OUT] set clock uncertainty -hold 50 -rise from [get clocks PIPE TXCLK OUT] -fall to [get clocks PIPE TXCLK OUT] # PIPE SCLK OUT # Period: 20000 ps # Slow Uncertainty: 30 ps # Typical Uncertainty: 50 ps set clock uncertainty -setup 30 -fall from [get clocks PIPE SCLK OUT] -rise to [get clocks PIPE SCLK OUT] set clock uncertainty -setup 50 -rise from [get clocks PIPE SCLK OUT] -fall to [get clocks PIPE SCLK OUT] set clock uncertainty -hold 30 -fall from [get clocks PIPE SCLK OUT] -rise to [get clocks PIPE SCLK OUT] set clock uncertainty -hold 50 -rise from [get clocks PIPE SCLK OUT] -fall to [get clocks PIPE SCLK OUT]







#### **Runtime Statistics**

Action	Time
Response 1: Clock Context	5 seconds
Response 2: Clock Creation SDC	25 seconds
Response 3: Clock Uncertainty SDC	30 seconds
Per SerDes Instance	1 minute

Dramatically faster than hours needed to hand code SDCs

### Automating SDC for a Design using Generative AI



#### SDC Creator for Clock Grouping



### SDC Creator for Multicycle Paths



#### SDC to Human Language for Constraint Validation



### SDC to Human Language Example:

#### • Question:

From the SDC, provide information about CM0\_CLK\_RATE1\_O

#### Answer:

Here is information about CM0\_CLK\_RATE1\_O from the SDC:

- **Definition**: CMO\_CLK\_RATE1\_O is an output clock pin of the PHY that corresponds to the internal pin AFE\_CMO\_CLK\_PLL<sup>12</sup>. It is one of the important PHY output clock domains where data may be timed synchronously<sup>3</sup>.
- Frequency: The frequency of CMO\_CLK\_RATE1\_O is determined by the parameter freq\_rate1, which is set according to the design specification and the latest databook. For example, if the data rate is 16 Gbps and the data width is 32 bits, then freq\_rate1 = 500 MHz<sup>4</sup>.
- Waveform: The waveform of CMO\_CLK\_RATE1\_O is defined by its period and duty cycle. The period is the inverse of the frequency, and the duty cycle is the fraction of the period that the clock signal is high. The minimum and maximum duty cycle values are 0.40 and 0.60, respectively, as specified in the databook.
- Uncertainty: The uncertainty of CMO\_CLK\_RATE1\_O is the amount of variation in the arrival time of the clock signal due to various factors such as jitter, setup and hold margin, and duty cycle distortion. The setup and hold uncertainties are calculated by adding the pure margin, the clock jitter, and the duty cycle uncertainty. The clock jitter is 0.065 ns, and the duty cycle uncertainty is half of the difference between the maximum and minimum duty cycle values.





# Thank You



Essential technology, done right<sup>™</sup>



# Q&A